

Project Simulation

Before programming the FPGA, you can simulate the circuit behavior:

1. Click on the Simulate tab in the top menu.
2. Select Advanced Simulation.
3. In advanced mode, click on Menu, then Run Iverilog.
4. Check the displayed messages:
 - If there are no errors, your project is ready for the next step.
 - If there are errors, review the blocks and connections according to the diagram and repeat the simulation.

Revision #1

Created 17 March 2025 12:21:39 by Caroline

Updated 17 March 2025 12:22:00 by Caroline