

# Project Simulation

1. Go to the Simulate tab in the top menu.
  2. Select Advanced Simulation.
  3. Click on Run Iverilog to compile and simulate.
  4. Check if the simulation runs without errors.
- If errors occur, review the block connections as described.

---

Revision #1

Created 1 May 2025 18:27:09 by Caroline

Updated 1 May 2025 18:27:33 by Caroline