Skip to main content

Synthesis and Results

Now, it´s time to synthesize your project.

  1. Open the Synthesize tab to transform the Verilog code into a physical circuit representation.

  • Check for design errors.

  • Optimize the circuit to ensure performance and feasibility.

3. If any issues are found, adjust the blocks in the diagram and re-synthesize.

4. Explore the other ChipInventor pages, such as View and Results, and compare them with your first project to identify potential improvements and enhancements.

Back to top