Project Simulation

Before programming the FPGA, simulate your project behavior:

1. Click on the Simulate tab.

2. Choose Advanced Simulation.

3. Click Menu → Run Iverilog.

4. Observe the main signals:

If errors occur, check the connections and retry.